

20VL007 - VLSI TESTING & VALIDATION

Course Objectives:

- To involve the students in the theory and practice of VLSI test and validations.
- To introduce advanced techniques for efficiently testing and validating the VLSI design.
- To introduce the concept of Design for Test and the technique of automated test pattern generation.

Course Outcomes:

Upon successful completion of this course student should be able to:

CO1: To illustrate the logical and fault simulation techniques.

CO2: To effectively test VLSI systems using existing test methodologies, equipment's, and tools.

CO3: To Identify the methodology to test generation algorithms for combinational and sequential circuits.

CO3: To construct a Design for Testability (DFT) algorithm for VLSI Circuits.

CO4: To Summarize the design strategies for test, system level and memory test.

CO5: To Explain the concept of Built In Self-Test for digital systems and its methodology.

CO6: To develop system level test

UNIT I

BASICSOFTESTING:

Need for Testing, Testing at Various Levels, Objectives of Testing - VLSI Test process and Test Equipment- Types of Testing: Functionality Tests, Silicon Debug, Manufacturing Tests, Defects during manufacturing - Fault Modelling, Observability and Controllability, Fault Coverage, Fault Sampling- ATE, Test Economics.

UNIT II

LOGICAL AND FAULT SIMULATION:

Simulation for design verification, Simulation for Test evaluation - logical and fault simulation, Characteristics of Fault Simulation, Classical Fault Simulation Techniques, Modern Fault Simulation for Combinational Circuits-Hardware Approaches to Fault Simulation.

UNIT III

COMBINATIONAL AND SEQUENTIAL CIRCUIT TEST GENERATION: Combinational Circuits: Algorithms representations, Redundancy Identification (RID), Significant Combinational ATPG Algorithms, Test Generation, Test Compaction- Sequential Circuits: ATPG for single clock synchronous circuits, Time-Frame expansion method, Simulation based sequential circuits.

UNIT IV

DESIGN STRATEGIES FOR TEST AND SYSTEM LEVEL TEST:

Design for Testability, Adhoc Testing, Scan Based Test Techniques, Memory Testing, IDDQ Testing, IDDQ testing Methods- Boundary Scan, Boundary Scan Architecture, Test Access Port (TAP), TAP Controller, Instruction Registers, Data Register, Boundary Scan Register, Bypass Register.

UNIT V

BUILT IN SELF TEST:

Built In Self Test, Test Pattern Generation for BIST, Circular BIST, BIST Architectures- Testable Memory Design, Test Algorithms, Test Generation for Embedded RAMs, BIST for Delay Fault Testing.

TextBooks

1. Weste and Eshraghian, "Principles of CMOS VLSI Design", Pearson Education, 1999.
2. M.L.Bushnell and V.D.Agrawal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2004
3. P.K.Lala, "Digital Circuit Testing and Testability", Academic Press, 2002
4. N.K.Jha and S.G.Gupta, "Testing of Digital Systems", Cambridge University Press, 2003

Reference Books

1. W.W.Wen, "VLSI Test Principles and Architectures Design for Testability", Morgan Kaufmann.
2. A.L.Crouch, "Design Test for Digital IC's and Embedded Core Systems", Prentice Hall International, 2002.
3. Zainal abe Navabi, "Digital System Test and Testable Design: Using HDL Models and Architectures", Springer, 2010
4. A.K.Sharma, "Semiconductor Memories Technology, Testing and Reliability", IEEE.
5. M.Abramovici, M.A.Breuer and A.D.Friedman, "Digital Systems and Testable Design", Jaico Publishing House